Offre emploi stage Design Tree

-tree synthesis, routing, timing closure… Physical verification (DRC, LVS, antenna, electromigration…) Static Timing... school in microelectronics / ASIC design Knowledge in Verilog and/or SystemVerilog Knowledge in Perl and/or Python, TCL... - Voir cette offre d'emploi