verification, including
3–5 years as an architect or lead Proficiency in SystemVerilog/UVM, VHDL/Verilog, C/C++, Python/TCL... is a plus: Formal verification methodologies, assertions (SVA) Simulation tools (Synopsys VCS,
Cadence Xcelium, Mentor Questa... -
Voir cette offre d'emploi